[clang] [llvm] [RISCV] Add vector and vector crypto to SiFiveP400 scheduler model (PR #102155)

[Craig Topper via cfe-commits]

================
@@ -45,6 +154,13 @@ defvar SiFiveP400FloatArith  = SiFiveP400FEXQ0;
 defvar SiFiveP400F2I      = SiFiveP400FEXQ0;
 def SiFiveP400FloatDiv    : ProcResource<1>;
 
+// Vector pipeline
+def SiFiveP400VEXQ0        : ProcResource<1>;
----------------
topperc wrote:

There is an issue queue in front of the ALU. https://www.cnx-software.com/wp-content/uploads/2022/11/SiFive-P470-detailed-pipeline-overview.png

https://github.com/llvm/llvm-project/pull/102155