[clang] [clang][RISCV] Enable RVV with function attribute __attribute__((target("arch=+v"))) (PR #83674)
Michael Maitland via cfe-commits
cfe-commits at lists.llvm.org
Wed Mar 20 06:13:08 PDT 2024
================
@@ -8927,8 +8927,13 @@ void Sema::CheckVariableDeclarationType(VarDecl *NewVD) {
}
}
- if (T->isRVVSizelessBuiltinType())
- checkRVVTypeSupport(T, NewVD->getLocation(), cast<Decl>(CurContext));
+ if (T->isRVVSizelessBuiltinType() && isa<FunctionDecl>(CurContext)) {
+ const FunctionDecl *FD = cast<FunctionDecl>(CurContext);
+ llvm::StringMap<bool> CallerFeatureMap;
+ Context.getFunctionFeatureMap(CallerFeatureMap, FD);
----------------
michaelmaitland wrote:
@4vtomat if the MCPU has a feature but the function explicitly disables it then I think we want the `-`
https://github.com/llvm/llvm-project/pull/83674
More information about the cfe-commits
mailing list