[llvm] [clang] [AMDGPU] Emit a waitcnt instruction after each memory instruction (PR #79236)
Pierre van Houtryve via cfe-commits
cfe-commits at lists.llvm.org
Mon Feb 5 23:51:09 PST 2024
================
@@ -605,12 +606,197 @@ class SIGfx12CacheControl : public SIGfx11CacheControl {
bool IsNonTemporal) const override;
};
+class SIPreciseMemorySupport {
----------------
Pierre-vh wrote:
Why does it need to be a separate class hierarchy?
It could just be part of CacheControl, and the functions can be named `handlePreciseMemoryAtomic/NonAtomic` ?
That would avoid a lot of boilerplate.
https://github.com/llvm/llvm-project/pull/79236
More information about the cfe-commits
mailing list