[clang] [llvm] [RISCV] CodeGen of RVE and ilp32e/lp64e ABIs (PR #76777)
Nemanja Ivanovic via cfe-commits
cfe-commits at lists.llvm.org
Tue Jan 9 09:08:13 PST 2024
================
@@ -83,13 +88,14 @@ RISCVRegisterInfo::getCalleeSavedRegs(const MachineFunction *MF) const {
}
BitVector RISCVRegisterInfo::getReservedRegs(const MachineFunction &MF) const {
+ const RISCVSubtarget &STI = MF.getSubtarget<RISCVSubtarget>();
----------------
nemanjai wrote:
Why was this added? Or perhaps, why wasn't the `Subtarget` variable removed?
https://github.com/llvm/llvm-project/pull/76777
More information about the cfe-commits
mailing list