[llvm] [clang] [RISCV] Add sifive-p450 CPU. (PR #75760)

Wang Pengcheng via cfe-commits cfe-commits at lists.llvm.org
Mon Dec 18 19:58:25 PST 2023

Previous message: [clang] Recommit [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (#73765) (PR #75890)
Next message: [llvm] [clang] [RISCV] Add sifive-p450 CPU. (PR #75760)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

wangpc-pp wrote:

Add test in `clang/test/Driver/riscv-cpus.c`?

https://github.com/llvm/llvm-project/pull/75760

Previous message: [clang] Recommit [RISCV] Implement multi-lib reuse rule for RISC-V bare-metal toolchain (#73765) (PR #75890)
Next message: [llvm] [clang] [RISCV] Add sifive-p450 CPU. (PR #75760)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the cfe-commits mailing list