[clang-tools-extra] [clang] [llvm] [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension (PR #72340)

via cfe-commits cfe-commits at lists.llvm.org
Sat Dec 16 21:32:40 PST 2023

Previous message: [clang-tools-extra] [clang] [llvm] [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension (PR #72340)
Next message: [clang] 276a024 - [NFC][AMDGPU] Unify AMDGPU address space enum (#73944)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

sun-jacobi wrote:

Sorry for repeating ping. @qcolombet 

https://github.com/llvm/llvm-project/pull/72340

Previous message: [clang-tools-extra] [clang] [llvm] [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension (PR #72340)
Next message: [clang] 276a024 - [NFC][AMDGPU] Unify AMDGPU address space enum (#73944)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the cfe-commits mailing list