[clang] 0d44c9f - [RISCV] Shorten diagnostic a bit.

[Craig Topper via cfe-commits]

Author: Craig Topper
Date: 2023-12-11T12:45:27-08:00
New Revision: 0d44c9f99a7d9d9444d1656ca52fa0784c711680

URL: https://github.com/llvm/llvm-project/commit/0d44c9f99a7d9d9444d1656ca52fa0784c711680
DIFF: https://github.com/llvm/llvm-project/commit/0d44c9f99a7d9d9444d1656ca52fa0784c711680.diff

LOG: [RISCV] Shorten diagnostic a bit.

The "to be enabled" seemed unnecessary.

Added: 
    

Modified: 
    clang/include/clang/Basic/DiagnosticSemaKinds.td
    clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-error.c

Removed: 
    


################################################################################
diff  --git a/clang/include/clang/Basic/DiagnosticSemaKinds.td b/clang/include/clang/Basic/DiagnosticSemaKinds.td
index 0b53c6dce810f8..94e97a891baedc 100644
--- a/clang/include/clang/Basic/DiagnosticSemaKinds.td
+++ b/clang/include/clang/Basic/DiagnosticSemaKinds.td
@@ -12002,7 +12002,7 @@ def warn_tcb_enforcement_violation : Warning<
 
 // RISC-V builtin required extension warning
 def err_riscv_builtin_requires_extension : Error<
-  "builtin requires%select{| at least one of the following extensions to be enabled}0: %1">;
+  "builtin requires%select{| at least one of the following extensions}0: %1">;
 def err_riscv_builtin_invalid_lmul : Error<
   "LMUL argument must be in the range [0,3] or [5,7]">;
 def err_riscv_type_requires_extension : Error<

diff  --git a/clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-error.c b/clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-error.c
index 1a29acbf3ba92d..6ec9b057997690 100644
--- a/clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-error.c
+++ b/clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-error.c
@@ -11,7 +11,7 @@
 // CHECK-RV64V-NEXT:    ret i32 [[CONV]]
 //
 
-// CHECK-RV64-ERR: error: builtin requires at least one of the following extensions to be enabled: 'Zve32x'
+// CHECK-RV64-ERR: error: builtin requires at least one of the following extensions: 'Zve32x'
 
 int test() {
   return __builtin_rvv_vsetvli(1, 0, 0);