[clang] [llvm] [ValueTracking] Add dominating condition support in computeKnownBits() (PR #73662)

[Yingwei Zheng via cfe-commits]

================
@@ -75,7 +75,8 @@ define void @idom_sign_bit_check_edge_dominates_select(i64 %a, i64 %b) {
 ; CHECK:       land.lhs.true:
 ; CHECK-NEXT:    br label [[LOR_END:%.*]]
 ; CHECK:       lor.rhs:
-; CHECK-NEXT:    [[CMP3_NOT:%.*]] = icmp eq i64 [[A]], [[B:%.*]]
+; CHECK-NEXT:    [[SELECT:%.*]] = call i64 @llvm.umax.i64(i64 [[A]], i64 5)
----------------
dtcxzyw wrote:

Regression?

https://github.com/llvm/llvm-project/pull/73662