[llvm] [clang] [RISCV] Introduce and use BF16 in Xsfvfwmaccqqq intrinsics (PR #71140)
Craig Topper via cfe-commits
cfe-commits at lists.llvm.org
Sun Nov 5 18:15:00 PST 2023
================
@@ -6046,6 +6046,13 @@ void Sema::checkRVVTypeSupport(QualType Ty, SourceLocation Loc, Decl *D) {
!TI.hasFeature("zvfh") && !TI.hasFeature("zvfhmin"))
Diag(Loc, diag::err_riscv_type_requires_extension, D)
<< Ty << "zvfh or zvfhmin";
+ // Check if enabled zfbfmin/zvfbfmin for BFloat16
+ if (Ty->isRVVType(/* Bitwidth */ 16, /* IsFloat */ false,
+ /* IsBFloat */ true) &&
+ !TI.hasFeature("experimental-zfbfmin") &&
----------------
topperc wrote:
Does zfbfmin provide vector support?
https://github.com/llvm/llvm-project/pull/71140
More information about the cfe-commits
mailing list