[PATCH] D70401: [RISCV] CodeGen of RVE and ilp32e/lp64e ABIs
Luo Jia via Phabricator via cfe-commits
cfe-commits at lists.llvm.org
Sun Sep 17 07:34:52 PDT 2023
luojia added a comment.
In D70401#4635875 <https://reviews.llvm.org/D70401#4635875>, @koute wrote:
> I know that there are still open issues regarding the psABI, but considering how slow it's been going, couldn't we merge this in anyway and mark it as experimental and subject to change? Please?
>
> The patch is simple enough to not become a maintenance burden, and GCC already has it even though the ABI's unfinished, and the RV32E target itself is most likely going to be used for standalone bare metal programs where the exact ABI shouldn't matter too much as long as it works.
>
> I'm asking because I'd **really** like to have this merged so that I could use Rust to target RV32E/RV64E. Right now I have to maintain my own toolchain, which is painful; if this got merged (even in an experimental fashion, like GCC has) I could just get upstream Rust to support it out-of-box.
I agree. Lots of our Rust work on low-level RISC-V cores (embedded, monitor hart, etc.) rely on RVE and they depend on RVE support on LLVM. We've waited for LLVM upstream support for an amount of years; considering how much time the community have waited for, RVE codegen can be accepted even if it's marked experimental.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D70401/new/
https://reviews.llvm.org/D70401
More information about the cfe-commits
mailing list