[clang] 5a61920 - [Clang][RISCV] Add missing requirement in test case rvv-tuple-type.c

[via cfe-commits]

Author: eopXD
Date: 2023-05-22T01:10:22-07:00
New Revision: 5a61920ed8b3e76d8f9bf39f2c1e18d552fcc976

URL: https://github.com/llvm/llvm-project/commit/5a61920ed8b3e76d8f9bf39f2c1e18d552fcc976
DIFF: https://github.com/llvm/llvm-project/commit/5a61920ed8b3e76d8f9bf39f2c1e18d552fcc976.diff

LOG: [Clang][RISCV] Add missing requirement in test case rvv-tuple-type.c

Signed-off by: eop Chen <eop.chen at sifive.com>

Added: 
    

Modified: 
    clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-tuple-type.c

Removed: 
    


################################################################################
diff  --git a/clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-tuple-type.c b/clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-tuple-type.c
index 2b16392164b68..bd2b2a98ebd14 100644
--- a/clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-tuple-type.c
+++ b/clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-tuple-type.c
@@ -1,4 +1,5 @@
 // NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --version 2
+// REQUIRES: riscv-registered-target
 // RUN: %clang_cc1 -triple riscv64 -target-feature +zve32x -O0 \
 // RUN:   -emit-llvm %s -o - | FileCheck %s --check-prefix=O0
 // RUN: %clang_cc1 -triple riscv64 -target-feature +zve32x -disable-O0-optnone \