[PATCH] D149986: AMDGPU: Force sc0 and sc1 on stores for gfx940 and gfx941

Konstantin Zhuravlyov via Phabricator via cfe-commits cfe-commits at lists.llvm.org
Thu May 11 05:24:58 PDT 2023


kzhuravl marked an inline comment as done.
kzhuravl added a comment.

In D149986#4334274 <https://reviews.llvm.org/D149986#4334274>, @Pierre-vh wrote:

> I think that if this is a new property of the GFX940/941 targets, and turning it off shouldn't be possible, we shouldn't even bother with a feature and just set a bool in the ST for those targets

AFAIK, the subtarget only knows the generation and has access to features. The subtarget cannot differentiate between gfx940, gfx941, gfx942.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D149986/new/

https://reviews.llvm.org/D149986



More information about the cfe-commits mailing list