[PATCH] D149561: [clang-format] Recognize Verilog edge identifiers

[sstwcw via Phabricator via cfe-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rGe12428557a45: [clang-format] Recognize Verilog edge identifiers (authored by sstwcw).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D149561/new/

https://reviews.llvm.org/D149561

Files:
  clang/lib/Format/FormatToken.h
  clang/unittests/Format/FormatTestVerilog.cpp
  clang/unittests/Format/TokenAnnotatorTest.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D149561.520148.patch
Type: text/x-patch
Size: 13718 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/cfe-commits/attachments/20230507/4c5f3640/attachment-0001.bin>