[PATCH] D149710: [RISCV] Add sifive-x280 processor with all of its extensions

Michael Maitland via Phabricator via cfe-commits cfe-commits at lists.llvm.org
Fri May 5 08:19:28 PDT 2023

Previous message: [PATCH] D149710: [RISCV] Add sifive-x280 processor with all of its extensions
Next message: [PATCH] D149497: [RISCV] Add scheduling information for Zba and Zbb to RISCVSchedSiFive7.td
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

michaelmaitland added a comment.

I had to revert this commit because it failed tests that did not fail during build through phabricator nor local check-all.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D149710/new/

https://reviews.llvm.org/D149710

Previous message: [PATCH] D149710: [RISCV] Add sifive-x280 processor with all of its extensions
Next message: [PATCH] D149497: [RISCV] Add scheduling information for Zba and Zbb to RISCVSchedSiFive7.td
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the cfe-commits mailing list