[PATCH] D149497: [RISCV] Add scheduling information for Zba and Zbb to RISCVSchedSiFive7.td

Craig Topper via Phabricator via cfe-commits cfe-commits at lists.llvm.org
Fri Apr 28 17:37:04 PDT 2023

Previous message: [PATCH] D149497: [RISCV] Add scheduling information for Zba and Zbb to RISCVSchedSiFive7.td
Next message: [PATCH] D149495: [RISCV] Add sifive-x280 processor and support V extenstion in SiFive7
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper accepted this revision.
craig.topper added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D149497/new/

https://reviews.llvm.org/D149497

Previous message: [PATCH] D149497: [RISCV] Add scheduling information for Zba and Zbb to RISCVSchedSiFive7.td
Next message: [PATCH] D149495: [RISCV] Add sifive-x280 processor and support V extenstion in SiFive7
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the cfe-commits mailing list