[PATCH] D145794: [clang-format] Recognize Verilog always blocks
sstwcw via Phabricator via cfe-commits
cfe-commits at lists.llvm.org
Mon Mar 13 20:53:42 PDT 2023
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGa1f8bab9bad7: [clang-format] Recognize Verilog always blocks (authored by sstwcw).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D145794/new/
https://reviews.llvm.org/D145794
Files:
clang/lib/Format/FormatToken.h
clang/lib/Format/TokenAnnotator.cpp
clang/lib/Format/UnwrappedLineParser.cpp
clang/lib/Format/UnwrappedLineParser.h
clang/unittests/Format/FormatTestVerilog.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D145794.504926.patch
Type: text/x-patch
Size: 5919 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/cfe-commits/attachments/20230314/134cd34d/attachment-0001.bin>
More information about the cfe-commits
mailing list