[PATCH] D137517: [TargetParser] Generate the defs for RISCV CPUs using llvm-tblgen.

[Francesco Petrogalli via Phabricator via cfe-commits]

fpetrogalli added a subscriber: aprantl.
fpetrogalli added inline comments.


================
Comment at: llvm/include/llvm/module.modulemap:420
     textual header "Support/CSKYTargetParser.def"
-    textual header "Support/RISCVTargetParser.def"
     textual header "Support/TargetOpcodes.def"
----------------
@aprantl - I have removed a `def` file that was needed to build part of the interface of the `TargetParser` in `LLVMSupport`. I suspect this might have consequences on the Modules? The correspondent file is now created in the build folder as `lib/TargetParser/RISCVTargetParserDef.inc`.

Just giving you heads up in case any of the builders that use modules start failing once this code lands in `main`.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D137517/new/

https://reviews.llvm.org/D137517