[clang] 9853c02 - [LoongArch] Test CodeGen/LoongArch/intrinsic-la32.c with -O2. NFC.
via cfe-commits
cfe-commits at lists.llvm.org
Mon Dec 12 01:23:26 PST 2022
Author: gonglingqin
Date: 2022-12-12T17:22:07+08:00
New Revision: 9853c0263efc71c6b392ab4f0af5b7ab117ab76e
URL: https://github.com/llvm/llvm-project/commit/9853c0263efc71c6b392ab4f0af5b7ab117ab76e
DIFF: https://github.com/llvm/llvm-project/commit/9853c0263efc71c6b392ab4f0af5b7ab117ab76e.diff
LOG: [LoongArch] Test CodeGen/LoongArch/intrinsic-la32.c with -O2. NFC.
To avoid excessive redundancy in test cases, use -O2 instead of -O0
for testing.
Added:
Modified:
clang/test/CodeGen/LoongArch/intrinsic-la32.c
Removed:
################################################################################
diff --git a/clang/test/CodeGen/LoongArch/intrinsic-la32.c b/clang/test/CodeGen/LoongArch/intrinsic-la32.c
index d9c201f05141c..490082dc1d5af 100644
--- a/clang/test/CodeGen/LoongArch/intrinsic-la32.c
+++ b/clang/test/CodeGen/LoongArch/intrinsic-la32.c
@@ -1,13 +1,13 @@
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
-// RUN: %clang_cc1 -triple loongarch32 -emit-llvm %s -o - \
+// RUN: %clang_cc1 -triple loongarch32 -O2 -emit-llvm %s -o - \
// RUN: | FileCheck %s -check-prefix=LA32
#include <larchintrin.h>
// LA32-LABEL: @dbar(
// LA32-NEXT: entry:
-// LA32-NEXT: call void @llvm.loongarch.dbar(i32 0)
-// LA32-NEXT: call void @llvm.loongarch.dbar(i32 0)
+// LA32-NEXT: tail call void @llvm.loongarch.dbar(i32 0)
+// LA32-NEXT: tail call void @llvm.loongarch.dbar(i32 0)
// LA32-NEXT: ret void
//
void dbar() {
@@ -17,8 +17,8 @@ void dbar() {
// LA32-LABEL: @ibar(
// LA32-NEXT: entry:
-// LA32-NEXT: call void @llvm.loongarch.ibar(i32 0)
-// LA32-NEXT: call void @llvm.loongarch.ibar(i32 0)
+// LA32-NEXT: tail call void @llvm.loongarch.ibar(i32 0)
+// LA32-NEXT: tail call void @llvm.loongarch.ibar(i32 0)
// LA32-NEXT: ret void
//
void ibar() {
@@ -28,8 +28,8 @@ void ibar() {
// LA32-LABEL: @loongarch_break(
// LA32-NEXT: entry:
-// LA32-NEXT: call void @llvm.loongarch.break(i32 1)
-// LA32-NEXT: call void @llvm.loongarch.break(i32 1)
+// LA32-NEXT: tail call void @llvm.loongarch.break(i32 1)
+// LA32-NEXT: tail call void @llvm.loongarch.break(i32 1)
// LA32-NEXT: ret void
//
void loongarch_break() {
@@ -39,8 +39,8 @@ void loongarch_break() {
// LA32-LABEL: @syscall(
// LA32-NEXT: entry:
-// LA32-NEXT: call void @llvm.loongarch.syscall(i32 1)
-// LA32-NEXT: call void @llvm.loongarch.syscall(i32 1)
+// LA32-NEXT: tail call void @llvm.loongarch.syscall(i32 1)
+// LA32-NEXT: tail call void @llvm.loongarch.syscall(i32 1)
// LA32-NEXT: ret void
//
void syscall() {
@@ -50,12 +50,8 @@ void syscall() {
// LA32-LABEL: @csrrd_w(
// LA32-NEXT: entry:
-// LA32-NEXT: [[A:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[B:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[TMP0:%.*]] = call i32 @llvm.loongarch.csrrd.w(i32 1)
-// LA32-NEXT: store i32 [[TMP0]], ptr [[A]], align 4
-// LA32-NEXT: [[TMP1:%.*]] = call i32 @llvm.loongarch.csrrd.w(i32 1)
-// LA32-NEXT: store i32 [[TMP1]], ptr [[B]], align 4
+// LA32-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.csrrd.w(i32 1)
+// LA32-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.csrrd.w(i32 1)
// LA32-NEXT: ret i32 0
//
unsigned int csrrd_w() {
@@ -66,16 +62,8 @@ unsigned int csrrd_w() {
// LA32-LABEL: @csrwr_w(
// LA32-NEXT: entry:
-// LA32-NEXT: [[A_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[B:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[C:%.*]] = alloca i32, align 4
-// LA32-NEXT: store i32 [[A:%.*]], ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP0:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP1:%.*]] = call i32 @llvm.loongarch.csrwr.w(i32 [[TMP0]], i32 1)
-// LA32-NEXT: store i32 [[TMP1]], ptr [[B]], align 4
-// LA32-NEXT: [[TMP2:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP3:%.*]] = call i32 @llvm.loongarch.csrwr.w(i32 [[TMP2]], i32 1)
-// LA32-NEXT: store i32 [[TMP3]], ptr [[C]], align 4
+// LA32-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.csrwr.w(i32 [[A:%.*]], i32 1)
+// LA32-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.csrwr.w(i32 [[A]], i32 1)
// LA32-NEXT: ret i32 0
//
unsigned int csrwr_w(unsigned int a) {
@@ -86,20 +74,8 @@ unsigned int csrwr_w(unsigned int a) {
// LA32-LABEL: @csrxchg_w(
// LA32-NEXT: entry:
-// LA32-NEXT: [[A_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[B_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[C:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[D:%.*]] = alloca i32, align 4
-// LA32-NEXT: store i32 [[A:%.*]], ptr [[A_ADDR]], align 4
-// LA32-NEXT: store i32 [[B:%.*]], ptr [[B_ADDR]], align 4
-// LA32-NEXT: [[TMP0:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP1:%.*]] = load i32, ptr [[B_ADDR]], align 4
-// LA32-NEXT: [[TMP2:%.*]] = call i32 @llvm.loongarch.csrxchg.w(i32 [[TMP0]], i32 [[TMP1]], i32 1)
-// LA32-NEXT: store i32 [[TMP2]], ptr [[C]], align 4
-// LA32-NEXT: [[TMP3:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP4:%.*]] = load i32, ptr [[B_ADDR]], align 4
-// LA32-NEXT: [[TMP5:%.*]] = call i32 @llvm.loongarch.csrxchg.w(i32 [[TMP3]], i32 [[TMP4]], i32 1)
-// LA32-NEXT: store i32 [[TMP5]], ptr [[D]], align 4
+// LA32-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.csrxchg.w(i32 [[A:%.*]], i32 [[B:%.*]], i32 1)
+// LA32-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.csrxchg.w(i32 [[A]], i32 [[B]], i32 1)
// LA32-NEXT: ret i32 0
//
unsigned int csrxchg_w(unsigned int a, unsigned int b) {
@@ -110,21 +86,8 @@ unsigned int csrxchg_w(unsigned int a, unsigned int b) {
// LA32-LABEL: @iocsrrd_b(
// LA32-NEXT: entry:
-// LA32-NEXT: [[_1_ADDR_I:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[A_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[B:%.*]] = alloca i8, align 1
-// LA32-NEXT: [[C:%.*]] = alloca i8, align 1
-// LA32-NEXT: store i32 [[A:%.*]], ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP0:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: store i32 [[TMP0]], ptr [[_1_ADDR_I]], align 4
-// LA32-NEXT: [[TMP1:%.*]] = load i32, ptr [[_1_ADDR_I]], align 4
-// LA32-NEXT: [[TMP2:%.*]] = call i32 @llvm.loongarch.iocsrrd.b(i32 [[TMP1]])
-// LA32-NEXT: [[CONV_I:%.*]] = trunc i32 [[TMP2]] to i8
-// LA32-NEXT: store i8 [[CONV_I]], ptr [[B]], align 1
-// LA32-NEXT: [[TMP3:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP4:%.*]] = call i32 @llvm.loongarch.iocsrrd.b(i32 [[TMP3]])
-// LA32-NEXT: [[CONV:%.*]] = trunc i32 [[TMP4]] to i8
-// LA32-NEXT: store i8 [[CONV]], ptr [[C]], align 1
+// LA32-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.b(i32 [[A:%.*]])
+// LA32-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.b(i32 [[A]])
// LA32-NEXT: ret i8 0
//
unsigned char iocsrrd_b(unsigned int a) {
@@ -135,23 +98,8 @@ unsigned char iocsrrd_b(unsigned int a) {
// LA32-LABEL: @iocsrrd_h(
// LA32-NEXT: entry:
-// LA32-NEXT: [[_1_ADDR_I:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[A_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[B:%.*]] = alloca i16, align 2
-// LA32-NEXT: [[C:%.*]] = alloca i16, align 2
-// LA32-NEXT: store i32 [[A:%.*]], ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP0:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: store i32 [[TMP0]], ptr [[_1_ADDR_I]], align 4
-// LA32-NEXT: [[TMP1:%.*]] = load i32, ptr [[_1_ADDR_I]], align 4
-// LA32-NEXT: [[TMP2:%.*]] = call i32 @llvm.loongarch.iocsrrd.h(i32 [[TMP1]])
-// LA32-NEXT: [[CONV_I:%.*]] = trunc i32 [[TMP2]] to i16
-// LA32-NEXT: [[CONV1_I:%.*]] = trunc i16 [[CONV_I]] to i8
-// LA32-NEXT: [[CONV:%.*]] = zext i8 [[CONV1_I]] to i16
-// LA32-NEXT: store i16 [[CONV]], ptr [[B]], align 2
-// LA32-NEXT: [[TMP3:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP4:%.*]] = call i32 @llvm.loongarch.iocsrrd.h(i32 [[TMP3]])
-// LA32-NEXT: [[CONV1:%.*]] = trunc i32 [[TMP4]] to i16
-// LA32-NEXT: store i16 [[CONV1]], ptr [[C]], align 2
+// LA32-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.h(i32 [[A:%.*]])
+// LA32-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.h(i32 [[A]])
// LA32-NEXT: ret i16 0
//
unsigned short iocsrrd_h(unsigned int a) {
@@ -162,19 +110,8 @@ unsigned short iocsrrd_h(unsigned int a) {
// LA32-LABEL: @iocsrrd_w(
// LA32-NEXT: entry:
-// LA32-NEXT: [[_1_ADDR_I:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[A_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[B:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[C:%.*]] = alloca i32, align 4
-// LA32-NEXT: store i32 [[A:%.*]], ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP0:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: store i32 [[TMP0]], ptr [[_1_ADDR_I]], align 4
-// LA32-NEXT: [[TMP1:%.*]] = load i32, ptr [[_1_ADDR_I]], align 4
-// LA32-NEXT: [[TMP2:%.*]] = call i32 @llvm.loongarch.iocsrrd.w(i32 [[TMP1]])
-// LA32-NEXT: store i32 [[TMP2]], ptr [[B]], align 4
-// LA32-NEXT: [[TMP3:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP4:%.*]] = call i32 @llvm.loongarch.iocsrrd.w(i32 [[TMP3]])
-// LA32-NEXT: store i32 [[TMP4]], ptr [[C]], align 4
+// LA32-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.w(i32 [[A:%.*]])
+// LA32-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.iocsrrd.w(i32 [[A]])
// LA32-NEXT: ret i32 0
//
unsigned int iocsrrd_w(unsigned int a) {
@@ -185,24 +122,9 @@ unsigned int iocsrrd_w(unsigned int a) {
// LA32-LABEL: @iocsrwr_b(
// LA32-NEXT: entry:
-// LA32-NEXT: [[_1_ADDR_I:%.*]] = alloca i8, align 1
-// LA32-NEXT: [[_2_ADDR_I:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[A_ADDR:%.*]] = alloca i8, align 1
-// LA32-NEXT: [[B_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: store i8 [[A:%.*]], ptr [[A_ADDR]], align 1
-// LA32-NEXT: store i32 [[B:%.*]], ptr [[B_ADDR]], align 4
-// LA32-NEXT: [[TMP0:%.*]] = load i8, ptr [[A_ADDR]], align 1
-// LA32-NEXT: [[TMP1:%.*]] = load i32, ptr [[B_ADDR]], align 4
-// LA32-NEXT: store i8 [[TMP0]], ptr [[_1_ADDR_I]], align 1
-// LA32-NEXT: store i32 [[TMP1]], ptr [[_2_ADDR_I]], align 4
-// LA32-NEXT: [[TMP2:%.*]] = load i8, ptr [[_1_ADDR_I]], align 1
-// LA32-NEXT: [[CONV_I:%.*]] = zext i8 [[TMP2]] to i32
-// LA32-NEXT: [[TMP3:%.*]] = load i32, ptr [[_2_ADDR_I]], align 4
-// LA32-NEXT: call void @llvm.loongarch.iocsrwr.b(i32 [[CONV_I]], i32 [[TMP3]])
-// LA32-NEXT: [[TMP4:%.*]] = load i8, ptr [[A_ADDR]], align 1
-// LA32-NEXT: [[CONV:%.*]] = zext i8 [[TMP4]] to i32
-// LA32-NEXT: [[TMP5:%.*]] = load i32, ptr [[B_ADDR]], align 4
-// LA32-NEXT: call void @llvm.loongarch.iocsrwr.b(i32 [[CONV]], i32 [[TMP5]])
+// LA32-NEXT: [[CONV_I:%.*]] = zext i8 [[A:%.*]] to i32
+// LA32-NEXT: tail call void @llvm.loongarch.iocsrwr.b(i32 [[CONV_I]], i32 [[B:%.*]])
+// LA32-NEXT: tail call void @llvm.loongarch.iocsrwr.b(i32 [[CONV_I]], i32 [[B]])
// LA32-NEXT: ret void
//
void iocsrwr_b(unsigned char a, unsigned int b) {
@@ -212,24 +134,9 @@ void iocsrwr_b(unsigned char a, unsigned int b) {
// LA32-LABEL: @iocsrwr_h(
// LA32-NEXT: entry:
-// LA32-NEXT: [[_1_ADDR_I:%.*]] = alloca i16, align 2
-// LA32-NEXT: [[_2_ADDR_I:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[A_ADDR:%.*]] = alloca i16, align 2
-// LA32-NEXT: [[B_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: store i16 [[A:%.*]], ptr [[A_ADDR]], align 2
-// LA32-NEXT: store i32 [[B:%.*]], ptr [[B_ADDR]], align 4
-// LA32-NEXT: [[TMP0:%.*]] = load i16, ptr [[A_ADDR]], align 2
-// LA32-NEXT: [[TMP1:%.*]] = load i32, ptr [[B_ADDR]], align 4
-// LA32-NEXT: store i16 [[TMP0]], ptr [[_1_ADDR_I]], align 2
-// LA32-NEXT: store i32 [[TMP1]], ptr [[_2_ADDR_I]], align 4
-// LA32-NEXT: [[TMP2:%.*]] = load i16, ptr [[_1_ADDR_I]], align 2
-// LA32-NEXT: [[CONV_I:%.*]] = zext i16 [[TMP2]] to i32
-// LA32-NEXT: [[TMP3:%.*]] = load i32, ptr [[_2_ADDR_I]], align 4
-// LA32-NEXT: call void @llvm.loongarch.iocsrwr.h(i32 [[CONV_I]], i32 [[TMP3]])
-// LA32-NEXT: [[TMP4:%.*]] = load i16, ptr [[A_ADDR]], align 2
-// LA32-NEXT: [[CONV:%.*]] = zext i16 [[TMP4]] to i32
-// LA32-NEXT: [[TMP5:%.*]] = load i32, ptr [[B_ADDR]], align 4
-// LA32-NEXT: call void @llvm.loongarch.iocsrwr.h(i32 [[CONV]], i32 [[TMP5]])
+// LA32-NEXT: [[CONV_I:%.*]] = zext i16 [[A:%.*]] to i32
+// LA32-NEXT: tail call void @llvm.loongarch.iocsrwr.h(i32 [[CONV_I]], i32 [[B:%.*]])
+// LA32-NEXT: tail call void @llvm.loongarch.iocsrwr.h(i32 [[CONV_I]], i32 [[B]])
// LA32-NEXT: ret void
//
void iocsrwr_h(unsigned short a, unsigned int b) {
@@ -239,22 +146,8 @@ void iocsrwr_h(unsigned short a, unsigned int b) {
// LA32-LABEL: @iocsrwr_w(
// LA32-NEXT: entry:
-// LA32-NEXT: [[_1_ADDR_I:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[_2_ADDR_I:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[A_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: [[B_ADDR:%.*]] = alloca i32, align 4
-// LA32-NEXT: store i32 [[A:%.*]], ptr [[A_ADDR]], align 4
-// LA32-NEXT: store i32 [[B:%.*]], ptr [[B_ADDR]], align 4
-// LA32-NEXT: [[TMP0:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP1:%.*]] = load i32, ptr [[B_ADDR]], align 4
-// LA32-NEXT: store i32 [[TMP0]], ptr [[_1_ADDR_I]], align 4
-// LA32-NEXT: store i32 [[TMP1]], ptr [[_2_ADDR_I]], align 4
-// LA32-NEXT: [[TMP2:%.*]] = load i32, ptr [[_1_ADDR_I]], align 4
-// LA32-NEXT: [[TMP3:%.*]] = load i32, ptr [[_2_ADDR_I]], align 4
-// LA32-NEXT: call void @llvm.loongarch.iocsrwr.w(i32 [[TMP2]], i32 [[TMP3]])
-// LA32-NEXT: [[TMP4:%.*]] = load i32, ptr [[A_ADDR]], align 4
-// LA32-NEXT: [[TMP5:%.*]] = load i32, ptr [[B_ADDR]], align 4
-// LA32-NEXT: call void @llvm.loongarch.iocsrwr.w(i32 [[TMP4]], i32 [[TMP5]])
+// LA32-NEXT: tail call void @llvm.loongarch.iocsrwr.w(i32 [[A:%.*]], i32 [[B:%.*]])
+// LA32-NEXT: tail call void @llvm.loongarch.iocsrwr.w(i32 [[A]], i32 [[B]])
// LA32-NEXT: ret void
//
void iocsrwr_w(unsigned int a, unsigned int b) {
More information about the cfe-commits
mailing list