[PATCH] D137350: [RISCV] Implement assembler support for XVentanaCondOps
Philip Reames via Phabricator via cfe-commits
cfe-commits at lists.llvm.org
Fri Nov 4 10:23:10 PDT 2022
reames updated this revision to Diff 473285.
reames added a comment.
Rebase
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D137350/new/
https://reviews.llvm.org/D137350
Files:
clang/test/Preprocessor/riscv-target-features.c
llvm/docs/RISCVUsage.rst
llvm/lib/Support/RISCVISAInfo.cpp
llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
llvm/lib/Target/RISCV/RISCV.td
llvm/lib/Target/RISCV/RISCVInstrInfo.td
llvm/lib/Target/RISCV/RISCVSubtarget.h
llvm/test/CodeGen/RISCV/attributes.ll
llvm/test/MC/RISCV/XVentanaCondOps-valid.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D137350.473285.patch
Type: text/x-patch
Size: 9927 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/cfe-commits/attachments/20221104/8beaca08/attachment.bin>
More information about the cfe-commits
mailing list