[PATCH] D99593: [Clang][RISCV] Implement vlseg builtins.
Hsiangkai Wang via Phabricator via cfe-commits
cfe-commits at lists.llvm.org
Fri Apr 9 01:46:33 PDT 2021
HsiangKai updated this revision to Diff 336345.
HsiangKai added a comment.
Address comments.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D99593/new/
https://reviews.llvm.org/D99593
Files:
clang/include/clang/Basic/riscv_vector.td
clang/lib/AST/ASTContext.cpp
clang/lib/CodeGen/CGBuiltin.cpp
clang/lib/CodeGen/TargetInfo.cpp
clang/test/CodeGen/RISCV/rvv-intrinsics-overloaded/vlseg.c
clang/test/CodeGen/RISCV/rvv-intrinsics/vlseg.c
clang/utils/TableGen/RISCVVEmitter.cpp
More information about the cfe-commits
mailing list