[PATCH] D84820: [WebAssembly] Implement prototype v128.load{32,64}_zero instructions

[Thomas Lively via Phabricator via cfe-commits]

tlively added inline comments.


================
Comment at: llvm/include/llvm/IR/IntrinsicsWebAssembly.td:198
+            [LLVMPointerType<llvm_i32_ty>],
+            [IntrReadMem, IntrArgMemOnly, IntrSpeculatable],
+             "", [SDNPMemOperand]>;
----------------
aheejin wrote:
> Can memory accesses be speculatable? The below too
Hmm, maybe not, and it's definitely move conservative for them not to be.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D84820/new/

https://reviews.llvm.org/D84820