[PATCH] D84820: [WebAssembly] Implement prototype v128.load{32,64}_zero instructions

[Heejin Ahn via Phabricator via cfe-commits]

aheejin accepted this revision.
aheejin added inline comments.
This revision is now accepted and ready to land.


================
Comment at: llvm/include/llvm/IR/IntrinsicsWebAssembly.td:198
+            [LLVMPointerType<llvm_i32_ty>],
+            [IntrReadMem, IntrArgMemOnly, IntrSpeculatable],
+             "", [SDNPMemOperand]>;
----------------
Can memory accesses be speculatable? The below too


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D84820/new/

https://reviews.llvm.org/D84820