[PATCH] D80251: [X86] Update some av512 shift intrinsics to use "unsigned int" parameter instead of int to match Intel documentaiton
Craig Topper via Phabricator via cfe-commits
cfe-commits at lists.llvm.org
Wed May 20 15:27:33 PDT 2020
craig.topper added a comment.
In D80251#2046564 <https://reviews.llvm.org/D80251#2046564>, @spatel wrote:
> Is it possible to fix those other 5 in the Intel docs for consistency, or is there some functional reason that those are different?
I think it was just a mistake. The docs are derived from icc's source code which also has them wrong. Note all of the SSE/AVX2 shift intrinsics use int not unsigned int.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D80251/new/
https://reviews.llvm.org/D80251
More information about the cfe-commits
mailing list