[PATCH] D76929: [AArch64][SVE] Add SVE intrinsic for LD1RQ
Sander de Smalen via Phabricator via cfe-commits
cfe-commits at lists.llvm.org
Mon Apr 20 06:26:30 PDT 2020
sdesmalen added inline comments.
================
Comment at: llvm/lib/Target/AArch64/AArch64ISelLowering.cpp:11622
+ if (VT.isFloatingPoint())
+ Load = DAG.getNode(ISD::BITCAST, DL, VT, Load);
+
----------------
kmclaughlin wrote:
> sdesmalen wrote:
> > I'd expect this to then use `Load.getValue(0)` ?
> I think this will have the same effect, as `Load` just returns a single value
`SDValue LoadChain = SDValue(Load.getNode(), 1);` suggests that `Load` has two return values, the result of the load, and the Chain.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D76929/new/
https://reviews.llvm.org/D76929
More information about the cfe-commits
mailing list