[PATCH] D73025: [AArch64][SVE] Add first-faulting load intrinsic
Sander de Smalen via Phabricator via cfe-commits
cfe-commits at lists.llvm.org
Wed Jan 22 03:31:37 PST 2020
sdesmalen accepted this revision.
sdesmalen added inline comments.
This revision is now accepted and ready to land.
================
Comment at: llvm/lib/Target/AArch64/AArch64ISelLowering.cpp:11248
-static SDValue performLDNF1Combine(SDNode *N, SelectionDAG &DAG) {
+static SDValue performLDNF1Combine(SDNode *N, SelectionDAG &DAG, bool isFF) {
SDLoc DL(N);
----------------
instead of passing in `bool isFF`, can we just pass in the opcode directly?
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D73025/new/
https://reviews.llvm.org/D73025
More information about the cfe-commits
mailing list