[PATCH] D70088: [ARM,MVE] Add intrinsics for contiguous load/stores.

[Simon Tatham via Phabricator via cfe-commits]

simon_tatham added a comment.

Yes, `vld1` has the same semantics as `vldrw_*32` or `vldrh_*16` or `vldrb_*8`. It's just a convenience alias that makes polymorphism easier – if I remember rightly the intended use case was people writing MVE intrinsics inside C++ templates.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D70088/new/

https://reviews.llvm.org/D70088