[PATCH] D63417: [RISCV] Specify registers used for exception handling

Alex Bradbury via Phabricator via cfe-commits cfe-commits at lists.llvm.org
Wed Jul 3 05:10:06 PDT 2019

Previous message: [PATCH] D63417: [RISCV] Specify registers used for exception handling
Next message: [PATCH] D63417: [RISCV] Specify registers used for exception handling
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

asb accepted this revision.
asb added a comment.
This revision is now accepted and ready to land.

Thanks, looks good to me!


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D63417/new/

https://reviews.llvm.org/D63417

Previous message: [PATCH] D63417: [RISCV] Specify registers used for exception handling
Next message: [PATCH] D63417: [RISCV] Specify registers used for exception handling
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the cfe-commits mailing list