[all-commits] [llvm/llvm-project] d146ef: [RISCV] Enable combineAddMulh for vectors to impro...

[Craig Topper via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: d146ef738a7bdde3b44bbbf23487f7de69dcfecb
      https://github.com/llvm/llvm-project/commit/d146ef738a7bdde3b44bbbf23487f7de69dcfecb
  Author: Craig Topper <craig.topper at sifive.com>
  Date:   2026-06-04 (Thu, 04 Jun 2026)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVISelLowering.cpp
    M llvm/lib/Target/RISCV/RISCVInstrInfoP.td
    M llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
    M llvm/test/CodeGen/RISCV/rvp-simd-32.ll
    M llvm/test/CodeGen/RISCV/rvp-simd-64.ll
    M llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode.ll

  Log Message:
  -----------
  [RISCV] Enable combineAddMulh for vectors to improve div by constant. (#201657)

I modified the constant in some RVV division tests for coverage. I can
add new tests cases if that's preferred.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications