[all-commits] [llvm/llvm-project] 6af2f2: [RISCV] Restrict combineOp_VLToVWOp_VL w/ bf16 to ...

[Luke Lau via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 6af2f225a0f820d331f251af69c2dad0c845964e
      https://github.com/llvm/llvm-project/commit/6af2f225a0f820d331f251af69c2dad0c845964e
  Author: Luke Lau <luke at igalia.com>
  Date:   2024-09-17 (Tue, 17 Sep 2024)

  Changed paths:
    M llvm/lib/Target/RISCV/RISCVISelLowering.cpp
    M llvm/test/CodeGen/RISCV/rvv/vfwadd-vp.ll

  Log Message:
  -----------
  [RISCV] Restrict combineOp_VLToVWOp_VL w/ bf16 to vfwmadd_vl with zvfbfwma (#108798)

We currently make sure to check that if folding an op to an f16 widening
op that we have zvfh. We need to do the same for bf16 vectors, but with
the further restriction that we can only combine vfmadd_vl to vfwmadd_vl
(to get vfwmaccbf16.v{v,f}).

The added test case currently crashes because we try to fold an add to a
bf16 widening add, which doesn't exist in zvfbfmin or zvfbfwma

This moves the checks into the extension support checks to keep it one
place.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications