[all-commits] [llvm/llvm-project] 66a205: [mlir][arith] Adding addition regression tests (#9...

Mon Jul 8 13:28:40 PDT 2024

  Branch: refs/heads/users/ilovepi/spr/reapply-llvmriscv-enable-trailing-fences-for-seq-cst-stores-by-default-87376
  Home:   https://github.com/llvm/llvm-project
  Commit: 66a2058e76db120e61c9b34e40bc244d3a6a86fb
      https://github.com/llvm/llvm-project/commit/66a2058e76db120e61c9b34e40bc244d3a6a86fb
  Author: Jacob Yu <pingshiyu at gmail.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    A mlir/test/Integration/Dialect/Arith/CPU/addition.mlir

  Log Message:
  -----------
  [mlir][arith] Adding addition regression tests (#96973)

arith addition regression tests, a component of the large
https://github.com/llvm/llvm-project/pull/92272

  Commit: 393eff4e02e7ab3d234d246a8d6912c8e745e6f9
      https://github.com/llvm/llvm-project/commit/393eff4e02e7ab3d234d246a8d6912c8e745e6f9
  Author: Jacob Yu <pingshiyu at gmail.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    A mlir/test/Integration/Dialect/Arith/CPU/multiplication.mlir

  Log Message:
  -----------
  [mlir][arith] Adding mul operation regressions (#96975)

Regressions for the mul operation, a part of the original large PR
https://github.com/llvm/llvm-project/pull/92272

  Commit: ae7ab043f2d8077ed00bb2d3239da4b96ad4b387
      https://github.com/llvm/llvm-project/commit/ae7ab043f2d8077ed00bb2d3239da4b96ad4b387
  Author: Amy Huang <akhuang at google.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    M clang/include/clang/Basic/BuiltinsAArch64.def
    M clang/lib/CodeGen/CGBuiltin.cpp
    M clang/lib/Headers/intrin.h
    M clang/lib/Sema/SemaARM.cpp
    M clang/test/CodeGen/arm64-microsoft-intrinsics.c
    M clang/test/Sema/builtins-microsoft-arm64.c
    M llvm/include/llvm/IR/IntrinsicsAArch64.td
    M llvm/lib/Target/AArch64/AArch64InstrInfo.td
    A llvm/test/CodeGen/AArch64/arm64-hlt.ll

  Log Message:
  -----------
  Add __hlt intrinsic for Windows ARM. (#96578)

Add __hlt, which is a MSVC ARM64 intrinsic. 

This intrinsic is just the HLT instruction. MSVC's version seems to
return something undefined; in this patch
it will just return zero. 

MSVC intrinsics are defined here
https://learn.microsoft.com/en-us/cpp/intrinsics/arm64-intrinsics.
I used unsigned int as the return type, because that is what the MSVC
intrin.h header uses, even though
it conflicts with the documentation.

  Commit: f5ee07a1b5ca6f337e6b4a46558c315b8ccd29dc
      https://github.com/llvm/llvm-project/commit/f5ee07a1b5ca6f337e6b4a46558c315b8ccd29dc
  Author: Alexey Bataev <a.bataev at outlook.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    M llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
    M llvm/test/Transforms/SLPVectorizer/SystemZ/pr34619.ll
    M llvm/test/Transforms/SLPVectorizer/X86/reordering-single-phi.ll

  Log Message:
  -----------
  [SLP]Improve instruction reordering mode detection.

The "instruction" reordering mode should be selected only if there are
compatible instructions in other operands, which can be reordered.
Otherwise, better to select splat reordering mode.

Metric: size..text

Program                                                                                                                                                size..text
                                                                                                                                                       results     results0    diff

test-suite :: External/SPEC/CFP2017rate/526.blender_r/526.blender_r.test 12383340.00 12383324.00 -0.0%

Some 4x operations get replaced by 8x.

Reviewers: RKSimon

Reviewed By: RKSimon

Pull Request: https://github.com/llvm/llvm-project/pull/97485

  Commit: d358151a4fe94c72186d58f8903f044a116d0fa8
      https://github.com/llvm/llvm-project/commit/d358151a4fe94c72186d58f8903f044a116d0fa8
  Author: Joseph Huber <huberjn at outlook.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    M libc/include/llvm-libc-macros/math-macros.h
    M libc/src/math/amdgpu/CMakeLists.txt
    M libc/src/math/nvptx/CMakeLists.txt
    M libc/src/math/nvptx/llrint.cpp
    M libc/src/math/nvptx/llrintf.cpp
    M libc/src/math/nvptx/lrint.cpp

  Log Message:
  -----------
  Reapply "[libc] Make GPU `libm` use generic implementations" (#98061)

This reverts commit ea3fd020f4879d5b4261eabd9a56c24f30bc47f9.

  Commit: 4b53cbb069626cb266c77eb419f2faf780c742d8
      https://github.com/llvm/llvm-project/commit/4b53cbb069626cb266c77eb419f2faf780c742d8
  Author: Joseph Huber <huberjn at outlook.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    M libc/config/config.json
    M libc/config/gpu/config.json
    M libc/docs/configure.rst
    M libc/src/stdio/scanf_core/CMakeLists.txt

  Log Message:
  -----------
  [libc] Export configs for `scanf` support (#98066)

Summary:
This patch adds the options for configuring floating point and index
mode for scanf just like `printf`. Not enabling it on the GPU yet, need
to fix something else first.

  Commit: 8ab82a2dc308c27fbdd0a87b5be7dddc623f1b0e
      https://github.com/llvm/llvm-project/commit/8ab82a2dc308c27fbdd0a87b5be7dddc623f1b0e
  Author: Louis Dionne <ldionne.2 at gmail.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    A libcxx/test/std/numerics/complex.number/complex/bit_cast.pass.cpp

  Log Message:
  -----------
  [libc++] Add a test case for std::bit_cast with std::complex (#97751)

This is extracted from #94620. While libc++ doesn't have the problem
described in that issue, a test case is a good idea to ensure that we
don't regress this behavior in the future. This could happen for example
if we decide to use `_Complex` in the implementation of `std::complex`
while Clang doesn't handle bit_cast with _Complex yet.

  Commit: acaa4c8bfd12eac4fa5f2c03e9d394f7bd8f1bd6
      https://github.com/llvm/llvm-project/commit/acaa4c8bfd12eac4fa5f2c03e9d394f7bd8f1bd6
  Author: Louis Dionne <ldionne.2 at gmail.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    M libcxxabi/src/cxa_exception_storage.cpp

  Log Message:
  -----------
  [libc++abi] Use __has_feature check to enable usage of thread_local for exception storage (#97591)

Previously, we'd use HAS_THREAD_LOCAL which was never defined. Hence,
we'd basically never use the code path where we use thread_local.

Fixes #78207

  Commit: 526dbc1b933d111db1e564631690914580e7e429
      https://github.com/llvm/llvm-project/commit/526dbc1b933d111db1e564631690914580e7e429
  Author: Paul Kirth <paulkirth at google.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    M lld/ELF/Arch/RISCV.cpp
    M lld/test/ELF/riscv-attributes.s

  Log Message:
  -----------
  [lld] Support merging RISC-V Atomics ABI attributes (#97347)

This patch adds support for merging the atomic_abi attribute, specified
in
https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc#tag_riscv_atomic_abi-14-uleb128version,
to LLD.

The atomics_abi tag merging is conducted as follows:

UNKNOWN is safe to merge with all other values.
A6C is compatible with A6S, and results in the A6C ABI.
A6C is incompatible with A7, and results in an error.
A6S and A7 are compatible, and merging results in the A7 ABI.
Note: the A7 is not yet supported in either LLVM or in any current
hardware, and is therefore omitted from attribute generation in
RISCVTargetStreamer.

LLD support was split from
https://github.com/llvm/llvm-project/pull/90266

  Commit: 771ebe85190311c990a0c8c329beaafd34daf132
      https://github.com/llvm/llvm-project/commit/771ebe85190311c990a0c8c329beaafd34daf132
  Author: Paul Kirth <paulkirth at google.com>
  Date:   2024-07-08 (Mon, 08 Jul 2024)

  Changed paths:
    M clang/include/clang/Basic/BuiltinsAArch64.def
    M clang/lib/CodeGen/CGBuiltin.cpp
    M clang/lib/Headers/intrin.h
    M clang/lib/Sema/SemaARM.cpp
    M clang/test/CodeGen/arm64-microsoft-intrinsics.c
    M clang/test/Sema/builtins-microsoft-arm64.c
    M libc/config/config.json
    M libc/config/gpu/config.json
    M libc/docs/configure.rst
    M libc/include/llvm-libc-macros/math-macros.h
    M libc/src/math/amdgpu/CMakeLists.txt
    M libc/src/math/nvptx/CMakeLists.txt
    M libc/src/math/nvptx/llrint.cpp
    M libc/src/math/nvptx/llrintf.cpp
    M libc/src/math/nvptx/lrint.cpp
    M libc/src/stdio/scanf_core/CMakeLists.txt
    A libcxx/test/std/numerics/complex.number/complex/bit_cast.pass.cpp
    M libcxxabi/src/cxa_exception_storage.cpp
    M llvm/include/llvm/IR/IntrinsicsAArch64.td
    M llvm/lib/Target/AArch64/AArch64InstrInfo.td
    M llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
    A llvm/test/CodeGen/AArch64/arm64-hlt.ll
    M llvm/test/Transforms/SLPVectorizer/SystemZ/pr34619.ll
    M llvm/test/Transforms/SLPVectorizer/X86/reordering-single-phi.ll
    A mlir/test/Integration/Dialect/Arith/CPU/addition.mlir
    A mlir/test/Integration/Dialect/Arith/CPU/multiplication.mlir

  Log Message:
  -----------
  Rebase

Created using spr 1.3.4

Compare: https://github.com/llvm/llvm-project/compare/524dc4324bad...771ebe851903

To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications