[all-commits] [llvm/llvm-project] 6e7b45: [AMDGPU][MC] Support tfe operand in image_atomic i...

Jun Wang via All-commits all-commits at lists.llvm.org
Wed May 29 15:56:20 PDT 2024


  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 6e7b45c55b4c3299c1160d49f7ad721c62e8e4eb
      https://github.com/llvm/llvm-project/commit/6e7b45c55b4c3299c1160d49f7ad721c62e8e4eb
  Author: Jun Wang <jwang86 at yahoo.com>
  Date:   2024-05-29 (Wed, 29 May 2024)

  Changed paths:
    M llvm/lib/Target/AMDGPU/MIMGInstructions.td
    M llvm/test/MC/AMDGPU/gfx10_asm_mimg.s
    M llvm/test/MC/AMDGPU/gfx11_asm_mimg.s
    M llvm/test/MC/AMDGPU/mimg.s
    M llvm/test/MC/Disassembler/AMDGPU/gfx8_mimg_features.txt

  Log Message:
  -----------
  [AMDGPU][MC] Support tfe operand in image_atomic instructions (#92469)

Current, if an image_atomic instruction has the 'tfe' operand, the
llvm-mc assembler in general would reject it. The only exception is when
dmask is 0x1 and the instruction is not image_atomic_cmpswap (e.g.,
image_atomic_add v[5:6], v252, s[8:15] dmask:0x1 tfe). This patch fixes
this problem and allows tfe to be specified in image_atomic
instructions.

---------

Co-authored-by: Jun Wang <jun.wang7 at amd.com>



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications


More information about the All-commits mailing list