[all-commits] [llvm/llvm-project] 5c5116: [mlir][sparse] force a properly sized view on pos/...

[Aart Bik via All-commits]

  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 5c5116556f58d90353aa3e3a34214cdc5ff0b2f2
      https://github.com/llvm/llvm-project/commit/5c5116556f58d90353aa3e3a34214cdc5ff0b2f2
  Author: Aart Bik <ajcbik at google.com>
  Date:   2024-05-07 (Tue, 07 May 2024)

  Changed paths:
    M mlir/lib/Dialect/SparseTensor/Transforms/SparseTensorCodegen.cpp
    M mlir/test/Dialect/SparseTensor/binary_valued.mlir
    M mlir/test/Dialect/SparseTensor/codegen.mlir
    M mlir/test/Dialect/SparseTensor/sparse_matmul_codegen.mlir
    M mlir/test/Integration/Dialect/SparseTensor/CPU/sparse_ds.mlir
    M mlir/test/Integration/Dialect/SparseTensor/CPU/sparse_empty.mlir
    M mlir/test/Integration/Dialect/SparseTensor/CPU/sparse_print.mlir
    M mlir/test/Integration/Dialect/SparseTensor/GPU/CUDA/sparse-gemm-lib.mlir
    M mlir/test/Integration/Dialect/SparseTensor/GPU/CUDA/sparse-sampled-matmul-lib.mlir
    M mlir/test/Integration/Dialect/SparseTensor/GPU/CUDA/sparse-sddmm-lib.mlir

  Log Message:
  -----------
  [mlir][sparse] force a properly sized view on pos/crd/val under codegen (#91288)

Codegen "vectors" for pos/crd/val use the capacity as memref size, not
the actual used size. Although the sparsifier itself always uses just
the defined pos/crd/val parts, printing these and passing them back to a
runtime environment could benefit from wrapping the basic pos/crd/val
getters into a proper memref view that sets the right size.



To unsubscribe from these emails, change your notification settings at https://github.com/llvm/llvm-project/settings/notifications