[all-commits] [llvm/llvm-project] 29b894: [RISCV] Add expicit i32/i64 types to RV32 or RV64 ...
Craig Topper via All-commits
all-commits at lists.llvm.org
Mon Feb 15 14:37:47 PST 2021
Branch: refs/heads/main
Home: https://github.com/llvm/llvm-project
Commit: 29b894a8d3ecb83e19899b751d7bd09dba1a6fdc
https://github.com/llvm/llvm-project/commit/29b894a8d3ecb83e19899b751d7bd09dba1a6fdc
Author: Craig Topper <craig.topper at sifive.com>
Date: 2021-02-15 (Mon, 15 Feb 2021)
Changed paths:
M llvm/lib/Target/RISCV/RISCVInstrInfo.td
M llvm/lib/Target/RISCV/RISCVInstrInfoB.td
M llvm/lib/Target/RISCV/RISCVInstrInfoD.td
M llvm/lib/Target/RISCV/RISCVInstrInfoF.td
M llvm/lib/Target/RISCV/RISCVInstrInfoZfh.td
Log Message:
-----------
[RISCV] Add expicit i32/i64 types to RV32 or RV64 only isel patterns. NFC
This stops tablegen from generating patterns with the opposite type
in the opposite HwMode. This just adds wasted bytes to the isel table.
This reduces the isel table by about 1800 bytes.
More information about the All-commits
mailing list