[PATCH] D85772: [AMDGPU] Fix FP/BP spills when MUBUF constant offset exceeded

[Austin Kerbow via Phabricator via llvm-commits]

kerbowa created this revision.
kerbowa added reviewers: arsenm, cdevadas.
Herald added subscribers: llvm-commits, hiraditya, t-tye, tpr, dstuttard, yaxunl, nhaehnle, jvesely, kzhuravl.
Herald added a project: LLVM.
kerbowa requested review of this revision.
Herald added a subscriber: wdng.

If we need a scratch register for the spill don't use the same scratch
register that is being used for the MBUF offset.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D85772

Files:
  llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
  llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll
  llvm/test/CodeGen/AMDGPU/stack-realign.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D85772.284862.patch
Type: text/x-patch
Size: 12819 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200811/6331f521/attachment.bin>