[PATCH] D81706: AMDGPU: Fix spill/restore of 192-bit registers

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 11 19:15:53 PDT 2020


arsenm updated this revision to Diff 270285.

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D81706/new/

https://reviews.llvm.org/D81706

Files:
  llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  llvm/lib/Target/AMDGPU/SIInstructions.td
  llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
  llvm/test/CodeGen/AMDGPU/spill-wide-vgpr.ll
  llvm/test/CodeGen/AMDGPU/spill192.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D81706.270285.patch
Type: text/x-patch
Size: 6396 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200612/7c3d7f50/attachment-0001.bin>


More information about the llvm-commits mailing list