[PATCH] D81706: AMDGPU: Fix spill/restore of 192-bit registers

[Matt Arsenault via Phabricator via llvm-commits]

arsenm created this revision.
arsenm added reviewers: rampitec, critson, kerbowa.
Herald added subscribers: hiraditya, t-tye, tpr, dstuttard, yaxunl, nhaehnle, wdng, jvesely, kzhuravl, qcolombet.
Herald added a project: LLVM.

I tried to use an IR inline asm test, but that doesn't work since the
inline asm handling asserts without an MVT to use.


https://reviews.llvm.org/D81706

Files:
  llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  llvm/lib/Target/AMDGPU/SIInstructions.td
  llvm/test/CodeGen/AMDGPU/spill-wide-vgpr.ll
  llvm/test/CodeGen/AMDGPU/spill192.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D81706.270277.patch
Type: text/x-patch
Size: 5800 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200612/07f977d4/attachment.bin>