[PATCH] D76882: [AMDGPU] Implement CFI for non-kernel functions

[Scott Linder via Phabricator via llvm-commits]

scott.linder updated this revision to Diff 263571.
scott.linder edited the summary of this revision.
scott.linder added a reviewer: cdevadas.
scott.linder added a subscriber: cdevadas.
scott.linder added a comment.

Rebase, generalize the previously hard-coded list of caller-saved registers
with help from @cdevadas, and emit CFI for the new case where we spill the FP
to VMEM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D76882/new/

https://reviews.llvm.org/D76882

Files:
  llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
  llvm/lib/Target/AMDGPU/SIFrameLowering.h
  llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll
  llvm/test/CodeGen/AMDGPU/cross-block-use-is-not-abi-copy.ll
  llvm/test/CodeGen/AMDGPU/debug-frame.ll
  llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll
  llvm/test/CodeGen/AMDGPU/split-arg-dbg-value.ll
  llvm/test/CodeGen/AMDGPU/stack-realign.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D76882.263571.patch
Type: text/x-patch
Size: 39175 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200513/6f5f61c9/attachment.bin>