[PATCH] D77003: [MLIR] Add missing asserts in interchangeLoops util, doc comment update

Mehdi AMINI via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Mar 28 19:52:20 PDT 2020


mehdi_amini added inline comments.


================
Comment at: mlir/lib/Transforms/Utils/LoopUtils.cpp:724
+    assert(dyn_cast<AffineForOp>(*loop.getBody()->begin()) == innerLoop &&
+           "input not perfectly nested");
+    innerLoop = loop;
----------------
Should we also check that the body of these loops contains only a single operation (other than the terminator)?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D77003/new/

https://reviews.llvm.org/D77003





More information about the llvm-commits mailing list