[PATCH] D75857: [AMDGPU] Fix using physical registers in vector instructions
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Mar 9 15:07:51 PDT 2020
arsenm added a comment.
In D75857#1912899 <https://reviews.llvm.org/D75857#1912899>, @Flakebi wrote:
> I’ll add a test case. Yes, this is related to the atomic optimizer and ballot intrinsic. There we get e.g. `%0:vgpr_32 = V_MBCNT_LO_U32_B32_e64 $exec_lo, 0, implicit $exec`.
That should probably be reading a copy from exec_lo
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D75857/new/
https://reviews.llvm.org/D75857
More information about the llvm-commits
mailing list