[PATCH] D75580: [llvm][CodeGen][SVE] Implement IR intrinsics for gather prefetch.

Francesco Petrogalli via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 4 07:19:54 PST 2020


fpetrogalli marked an inline comment as done.
fpetrogalli added inline comments.


================
Comment at: llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-scaled-offset.ll:132
+
+declare void @llvm.aarch64.sve.gather.prf.scaled.sxtw.p0f16.nx2vi64(half* %base, <vscale x 2 x i64> %offset, <vscale x 2 x i1> %Pg, i32 %prfop)
+define void @llvm_aarch64_sve_gather_prf_scaled_sxtw_p0f16_nx2vi64(half* %base, <vscale x 2 x i64> %offset, <vscale x 2 x i1> %Pg) {
----------------
The offset vector here should be `<vscale x 2 x i32>`, not `<vscale x 2 x i64>`. I'll fix this.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D75580/new/

https://reviews.llvm.org/D75580





More information about the llvm-commits mailing list