[PATCH] D74943: [GISel][KnownBits]{NFC} Add a cache mechanism to speed compile time

Quentin Colombet via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Feb 21 12:04:03 PST 2020


qcolombet added a comment.

> That's true (although you'd need a third vreg with no defs/uses to do it) but as you say there's no reason to do so.

That's my point. Even if there is no reason to do so, it is possible.
What I am saying is a mechanism that solely relies on registers not changing value is not bug free.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D74943/new/

https://reviews.llvm.org/D74943





More information about the llvm-commits mailing list