[PATCH] D64009: [ARM] MVE: support QQPRRegClass and QQQQPRRegClass

[Mikhail Maltsev via Phabricator via llvm-commits]

miyuki updated this revision to Diff 207339.
miyuki added a comment.

Fix a comment


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D64009/new/

https://reviews.llvm.org/D64009

Files:
  llvm/lib/Target/ARM/ARMISelLowering.cpp


Index: llvm/lib/Target/ARM/ARMISelLowering.cpp
===================================================================
--- llvm/lib/Target/ARM/ARMISelLowering.cpp
+++ llvm/lib/Target/ARM/ARMISelLowering.cpp
@@ -1565,8 +1565,9 @@
   (void)isDivergent;
   // Map v4i64 to QQ registers but do not make the type legal. Similarly map
   // v8i64 to QQQQ registers. v4i64 and v8i64 are only used for REG_SEQUENCE to
-  // load / store 4 to 8 consecutive D registers.
-  if (Subtarget->hasNEON()) {
+  // load / store 4 to 8 consecutive NEON D registers, or 2 to 4 consecutive
+  // MVE Q registers.
+  if (Subtarget->hasNEON() || Subtarget->hasMVEIntegerOps()) {
     if (VT == MVT::v4i64)
       return &ARM::QQPRRegClass;
     if (VT == MVT::v8i64)


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D64009.207339.patch
Type: text/x-patch
Size: 741 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190701/f54a0a89/attachment.bin>