[PATCH] D58903: [AMDGPU] Added v5i32 and v5f32 register classes

[Tim Renouf via Phabricator via llvm-commits]

tpr created this revision.
Herald added subscribers: llvm-commits, jdoerfert, t-tye, dstuttard, yaxunl, nhaehnle, wdng, jvesely, kzhuravl, arsenm.
Herald added a project: LLVM.

They are not used by anything yet, but a subsequent commit will start
using them for image ops that return 5 dwords.

Change-Id: I63e1904081e39a6d66e4eb96d51df25ad399d271


Repository:
  rL LLVM

https://reviews.llvm.org/D58903

Files:
  lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
  lib/Target/AMDGPU/AMDGPUISelLowering.cpp
  lib/Target/AMDGPU/InstPrinter/AMDGPUInstPrinter.cpp
  lib/Target/AMDGPU/SIISelLowering.cpp
  lib/Target/AMDGPU/SIInstrInfo.cpp
  lib/Target/AMDGPU/SIInstructions.td
  lib/Target/AMDGPU/SIRegisterInfo.cpp
  lib/Target/AMDGPU/SIRegisterInfo.td
  lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D58903.189145.patch
Type: text/x-patch
Size: 15704 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190304/0084b814/attachment.bin>