[PATCH] D58758: GlobalISel: Fix RegBankSelect for REG_SEQUENCE

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 27 20:33:01 PST 2019


arsenm created this revision.
arsenm added a reviewer: qcolombet.
Herald added subscribers: jdoerfert, Petar.Avramovic, volkan, kristof.beyls, tpr, javed.absar, rovka, nhaehnle, wdng, jvesely.

The AArch64 test was broken since the result register already had a
set register class, so this test was a no-op. The mapping verify call
would fail because the result size is not the same as the inputs like
in a copy or phi.

      

The AMDGPU testcases are half broken and introduce illegal VGPR->SGPR
copies which need much more work to handle correctly (same for phis),
but add them as a baseline.


https://reviews.llvm.org/D58758

Files:
  lib/CodeGen/GlobalISel/RegisterBankInfo.cpp
  test/CodeGen/AArch64/GlobalISel/regbankselect-reg_sequence.mir
  test/CodeGen/AMDGPU/GlobalISel/regbankselect-reg-sequence.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D58758.188668.patch
Type: text/x-patch
Size: 6622 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190228/945e4755/attachment.bin>


More information about the llvm-commits mailing list