[PATCH] D58528: [AArch64][GlobalISel] Refactor selectBuildVector to use MachineIRBuilder. NFC.

Amara Emerson via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Feb 22 11:15:09 PST 2019


aemerson marked 2 inline comments as done.
aemerson added inline comments.


================
Comment at: llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp:1720-1722
+    auto Ins =
+        MIRBuilder
+            .buildInstr(TargetOpcode::INSERT_SUBREG, {DstRC}, {Undef, Scalar})
----------------
paquette wrote:
> Did clang-format actually do this?
clang-format works in mysterious ways.


================
Comment at: llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp:2097-2100
+      auto InsElt = MIRBuilder.buildInstr(Opc, {InsDef}, {DstVec})
+        .addImm(LaneIdx)
+        .addUse(InsSub.getReg(0))
+        .addImm(0);
----------------
paquette wrote:
> Formatting looks odd here? In my experience, clang-format would probably indent the .addWhatevers, but meh who knows
I'll re-run it to check, but I think it did do that.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D58528/new/

https://reviews.llvm.org/D58528





More information about the llvm-commits mailing list