[PATCH] D56971: [X86] Add DAG combine to merge vzext_movl with the various fp<->int conversion operations that only write the lower 64-bits of an xmm register and zero the rest.

Phabricator via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jan 25 17:18:10 PST 2019


This revision was automatically updated to reflect the committed changes.
Closed by commit rL352260: [X86] Add DAG combine to merge vzext_movl with the various fp<->int conversion… (authored by ctopper, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D56971?vs=182691&id=183666#toc

Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D56971/new/

https://reviews.llvm.org/D56971

Files:
  llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
  llvm/trunk/lib/Target/X86/X86InstrAVX512.td
  llvm/trunk/lib/Target/X86/X86InstrSSE.td
  llvm/trunk/test/CodeGen/X86/avx512dqvl-intrinsics.ll
  llvm/trunk/test/CodeGen/X86/avx512vl-intrinsics.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D56971.183666.patch
Type: text/x-patch
Size: 16675 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190126/411ed05c/attachment.bin>


More information about the llvm-commits mailing list