[PATCH] D52833: [RISCV] Add codegen test for RV64 ALU operations

Roger Ferrer Ibanez via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 4 03:43:43 PDT 2018

Previous message: [PATCH] D52833: [RISCV] Add codegen test for RV64 ALU operations
Next message: [llvm] r343696 - Correct implementation of -verify-machineinstrs such that it's still overridable for EXPENSIVE_CHECKS
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

rogfer01 added a comment.

Sorry I missed the RFC. After having read it I agree with you. Sorry for the noise.


Repository:
  rL LLVM

https://reviews.llvm.org/D52833

Previous message: [PATCH] D52833: [RISCV] Add codegen test for RV64 ALU operations
Next message: [llvm] r343696 - Correct implementation of -verify-machineinstrs such that it's still overridable for EXPENSIVE_CHECKS
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list