[PATCH] D47730: [SelectionDAG]Reduce masked data movement chains and memory access widths pt2

[Diogo N. Sampaio via Phabricator via llvm-commits]

dnsampaio created this revision.
dnsampaio added reviewers: samparker, SjoerdMeijer.
dnsampaio added a project: 3.7.1-merged.
Herald added a reviewer: javed.absar.
Herald added a subscriber: llvm-commits.

Detects patterns that copies the higher half of an element to its lower half.
Example, it replaces the pattern:
x= (zext i8 ( load 1 [M+1] ) to i16)
x2= i16 or(x, shl(x, 8))
store 1 (truncate i16 x2 to i8) [M]

by:
x = i8 load 1 [M+1]
store 1 i8 x [M]


Repository:
  rL LLVM

https://reviews.llvm.org/D47730

Files:
  lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  test/CodeGen/ARM/2018_05_30_FoldMakedMoves.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D47730.149802.patch
Type: text/x-patch
Size: 6420 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180604/668b3950/attachment.bin>