[PATCH] D47330: [DAGCombiner] match vector compare and select sizes with extload operand (PR37427)

Sanjay Patel via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu May 24 12:42:06 PDT 2018


spatel added inline comments.


================
Comment at: lib/CodeGen/SelectionDAG/DAGCombiner.cpp:7271
+          SetCCWidth != 1 && SetCCWidth < WideWidth &&
+          TLI.isOperationLegalOrCustom(LoadExtOpcode, WideVT) &&
+          TLI.isOperationLegalOrCustom(ISD::SETCC, WideVT)) {
----------------
craig.topper wrote:
> craig.topper wrote:
> > Shouldn't this be isLoadExtLegalOrCustom? I think ZEXTLOAD/SEXTLOAD will always be considered Legal for isOperationLegalOrCustom. Nothing makes them illegal in the OpActions array. isLoadExtLegalOrCustom uses a different array.
> Maybe worse than that. ISD::SEXTLOAD/ISD::ZEXTLOAD aren't opcodes. They're in their own enum. I think this aliased to asking about EntryToken and TokenFactor?
Oops...lousy old C enum values auto-completed, and I didn't think to double-check. Let me correct that.


https://reviews.llvm.org/D47330





More information about the llvm-commits mailing list