[PATCH] D43042: [MachineOperand][Target] MachineOperand::isRenamable semantics changes

[Geoff Berry via Phabricator via llvm-commits]

gberry updated this revision to Diff 135468.
gberry edited the summary of this revision.
gberry added a comment.

Add test/CodeGen/AMDGPU/postra-norename.mir as requested by Quentin


Repository:
  rL LLVM

https://reviews.llvm.org/D43042

Files:
  include/llvm/CodeGen/MachineInstr.h
  include/llvm/CodeGen/MachineOperand.h
  include/llvm/Target/Target.td
  lib/CodeGen/MachineInstr.cpp
  lib/CodeGen/MachineOperand.cpp
  lib/CodeGen/MachineVerifier.cpp
  lib/CodeGen/RegAllocFast.cpp
  lib/CodeGen/VirtRegMap.cpp
  lib/Target/AArch64/AArch64.td
  lib/Target/AMDGPU/AMDGPU.td
  lib/Target/AMDGPU/SIInsertSkips.cpp
  lib/Target/AMDGPU/SIInstrFormats.td
  lib/Target/AMDGPU/SIOptimizeExecMasking.cpp
  lib/Target/AMDGPU/VOPInstructions.td
  lib/Target/ARM/ARM.td
  lib/Target/ARM/ARMBaseInstrInfo.cpp
  lib/Target/ARM/ARMExpandPseudoInsts.cpp
  lib/Target/ARM/ARMISelLowering.cpp
  lib/Target/Hexagon/Hexagon.td
  lib/Target/Hexagon/RDFCopy.cpp
  lib/Target/Mips/Mips.td
  lib/Target/PowerPC/PPC.td
  lib/Target/RISCV/RISCV.td
  lib/Target/Sparc/Sparc.td
  lib/Target/SystemZ/SystemZ.td
  lib/Target/X86/X86.td
  lib/Target/X86/X86FloatingPoint.cpp
  test/CodeGen/AMDGPU/postra-norename.mir
  utils/TableGen/CodeGenTarget.cpp
  utils/TableGen/CodeGenTarget.h
  utils/TableGen/InstrInfoEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D43042.135468.patch
Type: text/x-patch
Size: 23793 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180222/77e1a38d/attachment.bin>